Logo
Explore Help
Sign In
taitep/trve
1
1
Fork 0
You've already forked trve
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
13 Commits 1 Branch 0 Tags
ee5f5a2ec41ed426440346ff47339b63c2cf7c1d
Commit Graph

13 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
taitep
ee5f5a2ec4 FIRST INSTRUCTION WORKING 2025-10-07 20:23:59 +02:00
taitep
361b36fbd1 Make sure unsupported/illegal instructions are caught 2025-10-07 20:16:27 +02:00
taitep
dbd022f9c9 Make fields and register access functions of Core accessible to the rest of the emulator 2025-10-07 20:12:09 +02:00
taitep
908be749ac Make fields of MemConfig public to allow creating one 2025-10-07 17:04:20 +02:00
taitep
52952840aa I guess its a working execution loop? 2025-10-04 14:07:42 +02:00
taitep
bb0007707c Swap out execution status for instructions returning an InstructionResult 2025-10-03 13:28:02 +02:00
taitep
4632fe29ce Initial instruction execution code i guess 2025-09-30 18:39:14 +02:00
taitep
f5ac1a132f Allow identification of the type of memory (ram or mmio) backing a specific page 2025-09-28 21:13:29 +02:00
taitep
3163b43fa4 base core state & instruction decoder 2025-09-27 21:43:10 +02:00
taitep
5919041f07 actually no NOW the memory interface is "done" 2025-09-27 17:48:56 +02:00
taitep
4a2272ae49 Initial stuff and memory implementation 2025-09-27 16:38:06 +02:00
taitep
282740cb59 Initial Readme 2025-09-27 16:37:41 +02:00
taitep
8de29e77b5 Initial commit 2025-09-06 12:38:12 +02:00
Powered by Gitea Version: 1.25.2 Page: 26ms Template: 7ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API