-
e2d521bbe7
Add license/copyright notices to top of each source file (where applicable)
main
taitep
2025-12-01 22:06:13 +01:00
-
6b49b34cc5
rename to TRVE
taitep
2025-11-18 20:58:49 +01:00
-
9c4e2d17a2
Add support for addiw and lui
taitep
2025-10-21 14:46:02 +02:00
-
19568f855e
Add a todo
taitep
2025-10-14 18:22:09 +02:00
-
7a519924cb
Move funct3 values to rvi.rs instead of being in opcodes.rs
taitep
2025-10-14 18:21:28 +02:00
-
6bd31e73fb
some debugging stuff and SECOND OPCODE!
taitep
2025-10-10 19:01:04 +02:00
-
bf5562df54
Make fields of DeviceEntry public
taitep
2025-10-09 20:27:20 +02:00
-
5274828b81
Make some constants and type aliases public
taitep
2025-10-09 20:26:09 +02:00
-
ee5f5a2ec4
FIRST INSTRUCTION WORKING
taitep
2025-10-07 20:23:59 +02:00
-
361b36fbd1
Make sure unsupported/illegal instructions are caught
taitep
2025-10-07 20:16:27 +02:00
-
dbd022f9c9
Make fields and register access functions of Core accessible to the rest of the emulator
taitep
2025-10-07 20:12:09 +02:00
-
908be749ac
Make fields of MemConfig public to allow creating one
taitep
2025-10-07 17:04:20 +02:00
-
52952840aa
I guess its a working execution loop?
taitep
2025-10-04 14:07:42 +02:00
-
bb0007707c
Swap out execution status for instructions returning an InstructionResult
taitep
2025-10-03 13:28:02 +02:00
-
4632fe29ce
Initial instruction execution code i guess
taitep
2025-09-30 18:39:14 +02:00
-
f5ac1a132f
Allow identification of the type of memory (ram or mmio) backing a specific page
taitep
2025-09-28 21:13:29 +02:00
-
3163b43fa4
base core state & instruction decoder
taitep
2025-09-27 21:43:10 +02:00
-
5919041f07
actually no NOW the memory interface is "done"
taitep
2025-09-27 17:48:56 +02:00
-
4a2272ae49
Initial stuff and memory implementation
taitep
2025-09-27 16:38:06 +02:00
-
282740cb59
Initial Readme
taitep
2025-09-27 16:37:41 +02:00
-
8de29e77b5
Initial commit
taitep
2025-09-06 12:38:12 +02:00