|
|
21a8479ce9
|
Make MMIO devices not have control of the address of exceptions
|
2025-12-31 13:16:32 +01:00 |
|
|
|
9a9bef7dd7
|
Remove consts.rs and just use plain types
|
2025-12-28 12:01:39 +01:00 |
|
|
|
5c008bfc04
|
Add exception values (what will go in mtval/stval)
|
2025-12-27 21:33:39 +01:00 |
|
|
|
6a3920895b
|
Relicense to BSD 2-Clause to align better with the RISC-V community
|
2025-12-27 12:44:55 +01:00 |
|
|
|
528b519ce9
|
(BIG CHANGE) memory handling has changed, MMIO is now a 2 level page table, misaligned access supported, addresses not internally split to page and offset immediately, all load/store instructions implemented. Might still have bugs
|
2025-12-26 14:20:27 +01:00 |
|
|
|
09d9064372
|
EXCEPTION SYSTEM (initial version - may change later)
|
2025-12-24 13:56:41 +01:00 |
|
|
|
36faa1e39c
|
Add license headers to files missing them
|
2025-12-23 19:22:11 +01:00 |
|
|
|
23392a55df
|
Implement SH
|
2025-12-23 18:31:04 +01:00 |
|
|
|
0ac363e203
|
Implement LW
|
2025-12-22 22:48:57 +01:00 |
|
|
|
be1b1b9fe6
|
Implement LH
|
2025-12-22 21:15:24 +01:00 |
|
|
|
bac68d7118
|
Pull out memory access instructions from rvi.rs to their own file
|
2025-12-22 19:51:21 +01:00 |
|
