taitep/trve
1
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
19 Commits 1 Branch 0 Tags
9c4e2d17a2fda196cb5e936ae0693cdc1ee0b2f1
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
taitep 9c4e2d17a2 Add support for addiw and lui
2025-10-21 14:46:02 +02:00
src
Add support for addiw and lui
2025-10-21 14:46:02 +02:00
.gitignore
Initial stuff and memory implementation
2025-09-27 16:38:06 +02:00
Cargo.lock
Initial instruction execution code i guess
2025-09-30 18:39:14 +02:00
Cargo.toml
Initial instruction execution code i guess
2025-09-30 18:39:14 +02:00
LICENSE
Initial commit
2025-09-06 12:38:12 +02:00
README.md
Initial Readme
2025-09-27 16:37:41 +02:00

README.md

rvem

RISC-V Emulator. The goal is to support at least RV64GC and be able to run Linux, potentially more. No plans for RV32I or RV32/64E.

Reference in New Issue View Git Blame Copy Permalink
Description
taitep's RISC-V Emulator
Readme MIT 52 KiB
Languages
Rust 100%