taitep/trve
1
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Improve exception dumps and general debug info, make the emulator capable of running the riscv ISA tests, and perform some general fixes i found while making it pass the tests for RV64I

Browse Source
This commit is contained in:
taitep
2025-12-30 20:18:23 +01:00
parent 6a0e5e63c1
commit 5a383956c9
6 changed files with 36 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/mem.rs
View File

@@ -263,8 +263,8 @@ impl Ram {
if !addr.is_multiple_of(8) {
let high_word_addr = addr.wrapping_add(4);
let low_word = self.read_byte(addr)?;
let high_word = self.read_byte(high_word_addr)?;
let low_word = self.read_word(addr)?;
let high_word = self.read_word(high_word_addr)?;
return Ok((low_word as u64) | (high_word as u64) << 32);
}